Studio needs a bigger screen

Start here

Studio takes a chip design from Verilog all the way to a layout, right in your browser. Nothing to install.

1. Look at the example design in the editor.
2. Press Run All. The example takes about 30 seconds. It checks the code, builds gates (Yosys, the synthesis tool), places and routes them, and checks timing (OpenSTA).
3. Open the Layout, GDS and Timing tabs to see the result.