Start here

Studio takes a chip design from Verilog all the way to a layout, right in your browser. Nothing to install.

1. Open the Examples menu (in the file bar above the editor) and pick one.
2. Press Run All. The example takes about 30 seconds. It checks the code, builds gates (Yosys, the synthesis tool), places and routes them, and checks timing (OpenSTA).
3. Open the Layout, GDS and Timing tabs to see the result.

Studio runs open-source tools. Licences and source